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We introduce the concept of a probabilistic or p-bit, intermediate between the standard bits of digital elec-
tronics and the emerging q-bits of quantum computing. We show that low barrier magnets or LBM’s provide a
natural physical representation for p-bits and can be built either from perpendicular magnets (PMA) designed
to be close to the in-plane transition or from circular in-plane magnets (IMA). Magnetic tunnel junctions
(MTJ) built using LBM’s as free layers can be combined with standard NMOS transistors to provide three-
terminal building blocks for large scale probabilistic circuits that can be designed to perform useful functions.
Interestingly, this three-terminal unit looks just like the 1T/MTJ device used in embedded MRAM tech-
nology, with only one difference: the use of an LBM for the MTJ free layer. We hope that the concept of
p-bits and p-circuits will help open up new application spaces for this emerging technology. However, a p-bit
need not involve an MTJ, any fluctuating resistor could be combined with a transistor to implement it, while
completely digital implementations using conventional CMOS technology are also possible. The p-bit also
provides a conceptual bridge between two active but disjoint fields of research, namely stochastic machine
learning and quantum computing. First, there are the applications that are based on the similarity of a p-bit
to the binary stochastic neuron (BSN), a well-known concept in machine learning. Three-terminal p-bits
could provide an efficient hardware accelerator for the BSN. Second, there are the applications that are based
on the p-bit being like a poor man’s q-bit. Initial demonstrations based on full SPICE simulations show that
several optimization problems including quantum annealing are amenable to p-bit implementations which can
be scaled up at room temperature using existing technology.
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I. INTRODUCTION
A. Between a bit and a q-bit
Modern digital circuits are based on binary bits that
can take on one of two values, 0 and 1, and are stored
using well-developed technologies at room temperature.
At the other extreme are quantum circuits based on q-
bits which are delicate superpositions of 0 and 1 requiring
the development of novel technologies typically working
at cryogenic temperatures. This article is about what we
call probabilistic bits or p-bits that are classical entities
fluctuating rapidly between 0 and 1. We will argue that
we can use existing technology to build what we call p-
circuits that should function robustly at room tempera-
ture while addressing some of the applications commonly
associated with quantum circuits (Fig. 1).
How would we represent a p-bit physically? Let us first
consider the two extremes, namely the bit and the q-bit.
A q-bit is often represented by the spin of an electron,
while a bit is often represented by binary voltage levels
in digital elements like flip-flops and floating-gate transis-
tors. However, bits can also be represented by magnets1
which are basically collections of a very large number of
spins. In a magnet, internal interactions make the en-
ergy a minimum when the spins all point either parallel
or anti-parallel to a specific direction, called the easy axis.
These two directions represent 0 and 1 and are separated
by an energy barrier, Eb, that ensures their stability.
How large is the barrier? A nanomagnet flips back and
forth between 0 and 1 at a rate determined by the energy
barrier: τ ∼ τ0 exp(Eb/kBT ) where τ0 typically has a
value between picoseconds and nanoseconds2. Assuming
a τ0 of a nanosecond, a barrier of Eb ∼ 40 kBT , for
example, would retain a 0 (or a 1) for ∼ 10 years, making
it suitable for long term memory while a smaller barrier
of Eb ∼ 14 kBT , would only ensure a short term memory
∼ 1 ms3.
It has been recognized that this stability problem also
represents an opportunity. Unstable low barrier mag-
nets (LBM) could be used to implement useful functions
like random number generation (RNG)4–6 by sensing the
randomly fluctuating magnetization to provide a random
time varying voltage. With such applications in mind, we
would want magnets to have as low a barrier as possible,
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2so that many random numbers are generated in a given
amount of time. Indeed a “zero” barrier magnet with
Eb ≤ kBT flipping back and forth in less than a nanosec-
ond would be ideal.
How can we reduce the energy barrier? Since Eb =
HKMsΩ/2, the basic approach is to reduce the total mag-
netic moment by reducing volume Ω, and/or engineer a
small anisotropy field HK
7. This can be done with per-
pendicular magnets (PMA) designed to be close to the
in-plane transition. A less challenging approach seems to
be to use circular in-plane magnets (IMA)7–9. We will
refer to all these possibilities collectively as LBM’s as op-
posed to say superparamagnets which have more specific
connotations in different contexts3,10–15.
We could use LBM’s to represent the probabilistic
bits or p-bits that we alluded to. We have argued
that if these p-bits can be incorporated into proper
transistor-like structures with gain, then the resulting
three-terminal p-bits could be interconnected to build p-
circuits that perform useful functions10,12,16, not unlike
the way transistors are interconnected to build useful
digital circuits. However, unlike digital circuits these
probabilistic p-circuits incorporate features reminiscent
of quantum circuits.
This connection was nicely articulated by Feynman
in a seminal paper17, where he described a quantum
computer that could provide an efficient simulation of
quantum many-body problems. But to set the stage for
quantum computers, he first described a probabilistic p-
computer which could efficiently simulate classical many-
body problems:
. . . “the other way to simulate a probabilistic
nature, which I’ll call N . . . is by a computer
C which itself is probabilistic, . . . in which the
output is not a unique function of the input
. . . it simulates nature in this sense: that C
goes from some . . . initial state . . . to some
final state with the same probability that N
goes from the corresponding initial state to
the corresponding final state . . . If you repeat
the same experiment in the computer a large
number of times . . . it will give the frequency
of a given final state proportional to the num-
ber of times, with approximately the same rate
. . . as it happens in nature.”
There are many practical problems of great interest
which involve large networks of probabilistic quan-
tities. These problems should be simulated effi-
ciently by p-computers of the type envisioned by Feyn-
man. Our purpose here is to discuss appropriate
hardware building blocks that can be used to build them16
and possible applications they could be used for. In this
context, let us note that although spins provide a nice
unifying paradigm for illustrating the transition from bits
to p-bits and q-bits, the physical realization of a p-bit
need not involve spins or spintronics; non-spintronic im-
plementations can be just as feasible.
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FIG. 1. Between a bit and a q-bit: The p-bit Digital
computers use deterministic strings of 0’s and 1’s called bits
to represent information in a binary code. The emerging field
of quantum computing is based on q-bits representing a deli-
cate superposition of 0 and 1 that typically requires cryogenic
temperatures. We envision a class of probabilistic computers
or p-computers operating robustly at room temperature with
existing technology based on p-bits which are classical entities
fluctuating rapidly between 0 and 1. Although spins provide
a nice unifying paradigm for illustrating the transition from
bits to p-bits and q-bits, it should be noted that the physical
realization of a p-bit need not involve spins or spintronics;
non-spintronic implementations can be just as feasible.
B. Binary stochastic neuron (BSN)
Interestingly the concept of a p-bit connects natu-
rally to another concept well-known in the field of ma-
chine learning, namely that of a binary stochastic neuron
(BSN)18,19 whose response mi to an input Ii can be de-
scribed mathematically by
mi = sgn[tanh Ii − r] (1)
where r is a random number uniformly distributed be-
tween −1 and +120. Here we are using bipolar variables
mi = ±1 to represent the 0 and 1 states. If we use
binary variables mi = 0, 1 the corresponding equation
would look different21. When combined with a synaptic
function described by
Ii =
∑
j
Wij mj (2)
we have a probabilistic network that can be designed to
perform a wide variety of functions through a proper
choice of the weights, Wij . A separate bias term hi is
often included in Eq. 2 but we will not write it explicitly,
assuming that it is included as the weighted input from
an extra p-bit that is always +1.
Eqs. 1 and 2 are widely used in many modern al-
gorithms but they are commonly implemented in soft-
ware. Much work has gone into developing suitable hard-
ware accelerators for matrix multiplication of the type
described by Eq. 2 (See for example, Ref.22). Three-
terminal p-bits would provide a hardware accelerator for
Eq. 1. Together they would function like a probabilistic
computer.
3Note that a hardware accelerator for Eq. (1) requires
more than just an RNG. We need a tunable RNG whose
output mi can be biased through the input terminal Ii
as shown in Fig. 2. Two distinct designs for a three-
terminal p-bit have been described12,13 both of which
use a magnetic tunnel junction (MTJ), a popular “spin-
tronic” device used in magnetic random access memory
(MRAM)23. However, MRAM applications use stable
MTJ’s that can store information for many years, while
a p-bit makes use of “bad” MTJ’s with low barriers.
The LBM-based implementation of the BSN described
here is conceptually very different from a clocked ap-
proach using stable magnets where a stochastic output is
obtained every time a clock pulse is applied16,24–30. All
of these approaches work with stable magnets, although
LBM’s could be used to reduce the switching power that
is needed.
In this paper we will focus on unclocked, asynchronous
operation using LBM-based hardware accelerators for the
BSN (Eq. (1))10–12. But can an asynchronous circuit
provide the sequential updating of the BSN’s described
by Eq. (1) that is required for Gibbs sampling31 and is
commonly enforced in software through a for loop? The
answer is “yes” as shown both in SPICE simulations10 as
well as arduino-based emulations32, provided the synap-
tic function in Eq. (2) has a delay that is less than or
comparable to the response time of the BSN, Eq. (1).
It should be noted that unclocked operation is a rar-
ity in the digital world and most applications will prob-
ably use a clocked, sequential approach with dedicated
sequencers that update connected p-bits sequentially.
A fully digital implementation of p-circuits using such
dedicated sequencers has been realized in Ref.32. Syn-
chronous operation can be particularly useful if synaptic
delays are large enough to interfere with natural asyn-
chronous operation.
Here, we focus on unclocked operation in order to bring
out the role of a p-bit in providing a conceptual bridge be-
tween two very active fields of research, namely stochastic
machine learning and quantum computing. On the one
hand p-bits could provide a hardware accelerator for the
BSN (Eq. (1)) thereby enabling applications inspired by
machine learning (Section III). On the other hand, p-
bits are the classical analogs of q-bits: robust room tem-
perature entities accessible with current technology that
could enable at least some of the applications inspired by
quantum computing (Section IV). But before we dis-
cuss applications, let us briefly discuss possible hardware
approaches to implementing p-bits (Section II).
II. HARDWARE IMPLEMENTATION
A. Three-terminal p-Bit
RNG’s represent an important component of modern
electronics and have been implemented using many dif-
ferent approaches, including Johnson-Nyquist noise of
a
c
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FIG. 2. Three terminal p-bit: a. A hardware imple-
mentation of the BSN (Eq. (1)) requires a central stochastic
element with input and output terminals that provide the
ability to read and bias the element. b. The stochastic ele-
ment can be visualized as going back and forth between two
low energy states at a rate that depends exponentially on the
barrier Eb that separates them: τ = τ0 exp(∆/kBT ) c. The
bias terminal adjusts the relative energies of the two states
thereby controlling the probabilities of finding the element in
the two states.
resistors33, phase noise of ring oscillators34, process vari-
ations of SRAM cells35 and other physical mechanisms.
However, as noted earlier, we need what appears to be a
completely new 3-terminal device whose input Ii biases
its stochastic output mi as shown in Fig. 2c.
A recent paper13 shows that such a 3-terminal tunable
RNG can be built simply by combining a 2-terminal fluc-
tuating resistance with a transistor (Fig. 3). This seems
very attractive at least in the short run, since the basic
structure (Fig. 3a) closely resembles the 1T/MTJ struc-
ture commonly used for MRAM applications. The first
modification that is required is to replace the stable free
layer of the MTJ with an LBM. The second modification
is to add an inverter to the drain output that amplifies
the fluctuations caused by the MTJ resistance.
An MTJ is a device with two magnetic contacts whose
electrical resistance RMTJ takes on one of two values RP
and RAP depending on whether the magnets are paral-
lel (P) or antiparallel (AP). MTJs are typically used as
memory devices, though in recent years applications of
MTJs for logic and novel types of computation have been
discussed36–42.
Standard MTJ devices go to great lengths to ensure
that the magnets they use are stable and can store infor-
mation for many years. The resistance of bad MTJ’s, on
the other hand, constantly fluctuates between RP and
RAP
3. If we put it in series with a transistor which is
4(a) (b)
(c)
LBM
FIG. 3. Embedded MRAM p-bit: a. An NMOS pull-
down transistor in series with a stochastic-MTJ whose resis-
tance fluctuates between RP and RAP as shown in b. c.
Using a 14 nm HP-FinFET model43 the input voltage, Vin,
versus mid-point, Vm, and output Vout, voltages is simulated
in SPICE. Several fixed resistances are shown to convey how
Vm would vary with modifications to the parallel and anti-
parallel resistances.
a voltage controlled resistance RT (Vin) then the voltage
Vm (Fig. 3) can be written as
Vm =
VDD
2
RT (Vin)−RMTJ
RT (Vin) +RMTJ
The magnitude of this fluctuating voltage Vm is largest
when the transistor resistance RT ∼ RP or RAP but gets
suppressed if RT  RP or if RT  RAP . The input volt-
age controls RT thereby tuning the stochastic output Vm
as shown in Fig. 3c. It was shown that an additional in-
verter provides an output that is approximately described
by an expression that looks just like the BSN (Eq. 1)
mi︷ ︸︸ ︷
Vout,i
VDD/2
≈ sgn
{
tanh
Ii︷ ︸︸ ︷
Vin,i
V0
−r
}
(3)
but with dimensionless variables like mi and Ii replaced
by scaled circuit voltages Vout and Vin.
The scheme in Fig. 3 provides tunability through the
series transistor and does not involve the physics of the
fluctuating resistor. Ideally, the magnet is unaffected by
the change in the transistor resistance though the drain
current, in principle, could pin the magnet. In our sim-
ulations that are based on Ref.13, we take the pinning
current into account through a spin-polarized current (Is)
proportional to an effective fixed layer polarization and
the drain current (ID), ~Is = (P )IDxˆ, where xˆ is the
fixed layer direction. This spin-current enters the sLLG
equation that calculates an instantaneous magnetization
which in turn controls the MTJ resistance.
We note that any significant pinning around zero in-
put voltage Vin,i has to be minimized through proper
design, especially for low barrier perpendicular magnets
which are relatively easy to pin. Unintentional pinning44
should in general not be an issue for circular in-plane
LBM’s due to the strong demagnetizing field. The pin-
ning behavior for the average (steady-state) magnetiza-
tion can be qualitatively understood by numerical simu-
lations of the sLLG equation. In the case of low-barrier
perpendicular magnets the spin-torque pinning needs to
overcome the thermal noise and therefore the pinning
current is of order IPMA ≈ 2(q/~)αkT where α is the
damping coefficient of the magnet. In the case of cir-
cular in-plane magnets, the pinning current is of order
IIMA ≈ 2(q/~)αHDMsVol., which is much larger than
IPMA since for for typical parameters (HDMsVol. 
kT ).
Since the state of the magnet is not affected, if the in-
put voltage Vin,i in Eq. 3 is changed at t=0, the statistics
of the output voltage Vout,i will respond within tens of
picoseconds (typical transistor switching speeds)45 irre-
spective of the fluctuation rates of the magnet. However,
the magnet fluctuations will determine the correlation
time of the random number r in Eq. 3.
Alternatively one can envision structures where the in-
put controls the statistics of the fluctuating resistor itself,
through phenomena such as the spin-Hall effect12 or the
magneto-electric effect46 based on a voltage control of
magnetism (see for example47,48). In that case, both the
speed of response and the correlation time of the random
number r will be determined by the specific phenomenon
involved.
Non-spintronic implementations: Note that the struc-
ture in Fig. 3 could use any fluctuating resistor including
CMOS-based units in place of the MTJ showing that the
physical realization of a p-bit need not involve spins49.
For example, a linear feedback shift register (LFSR) is
often used to generate a pseudo-randomly fluctuating bit
stream50. We can apply this fluctuating voltage to the
gate of a transistor to obtain a fluctuating resistor which
can replace the MTJ in Fig. 3a. We note that the main
appeal of the structure in Fig. 3 lies in its simplicity, since
a 1T/1MTJ design coupled with two more transistors
provide the tunable randomness in a compact transistor-
like building block. Using completely digital p-circuit
implementations32 could offer short term scalability and
reliability but they would consume a much larger area
and power per p-bit.
B. Weighted p-bit
The structure in Fig. 3 gives us a “neuron” that im-
plements Eq. 1 in hardware. Such neurons have to be
used in conjunction with a “synapse” that implements
5Vbias,i
VOUT,j
VOUT,j+n
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LBM
FIG. 4. Example of a weighted p-bit integrat-
ing relevant parts of the synapse onto the neurons:
Leveraging floating-gate devices along the lines proposed in
neuMOS51 devices, a collection of synapse inputs (from 1 to
n) can be summed to produce the bias voltage, VIN,i for a
voltage driven p-bit52.
Eq. 2. Alternatively we could design a “weighted p-bit”
that integrates each element of Eq. 1 with the relevant
part of Eq. 2. For example, we could use floating gate
devices along the lines proposed in neuMOS51 devices as
shown in Fig. 4. From charge conservation we can write∑
j
(Vout,j − Vin,i)Ci,j − Vin,iC0 = 0
where C0 is the input capacitance of the transistor. This
can be rewritten as
Vin,i =
∑
j
Ci,j
C0 +
∑
j Ci,j
Vout,j
By scaling Vin and Vout (see Eq. 3) to play the roles of
the dimensionless quantities Ii and mi respectively, we
can recast Eq. 4 in a form similar to Eq. 2:
Ii︷ ︸︸ ︷
Vin,i
V0
=
∑
j
Wij︷ ︸︸ ︷
VDD
2V0
Ci,j
C0 +
∑
j Ci,j
mi︷ ︸︸ ︷
Vout,j
VDD/2
(4)
The weights Wij can be adjusted by controlling the
specific capacitors Cij that are connected. The range of
allowed weights and connections is then limited by the
routing topology and neuMOS device size. Note that the
control of weights through Cij works best if C0 
∑
j Cij
so that Wi,j ≈ Ci,j/C0, however it is possible to design
a weighted p-bit design without this assumption (C0 ∑
Cij) as discussed in detail in Ref.
52.
Similar control can also be achieved through a network
of resistors. The weights are given by the same expres-
sion, but with capacitances Cij replaced by conductances
Gij
22. However, the input conductance G0 of FET’s is
typically very low, so that an external conductance has
to be added to make G0 
∑
j Gij .
III. APPLICATIONS OF P-CIRCUITS
As noted earlier, real applications involve p-bits inter-
connected by a synapse that can be implemented off-chip
either in software or with a hardware matrix multiplier,
but then it is necessary to transfer data back and forth
between Eq. 1 and Eq. 2. Therefore, a low-level compact
hardware implementation of a p-bit along with a local
synapse as envisioned in Fig. 4 could be a hardware accel-
erator for many types of applications, some of which will
be discussed in this section. In the capacitvely weighted
p-bit design of Fig. 4, the weights and connectivity of
the of the p-bit could be dynamically adjusted based on
the encoding of a given problem by leveraging a network
of programmable switches53 as would be encountered in
FPGAs. Such a p-bit with local interconnections would
look like a compact nanodevice implementation of highly
scaled digital spiking neurons of neuromorphic chips such
as TrueNorth54. Alternatively, the interconnection func-
tion could be performed off-chip using standard CMOS
devices such as FPGAs or GPUs while p-bits are im-
plemented in a standalone chip by modifying embedded
MRAM technology. Note however, the off-chip imple-
mentation of the interconnection matrix would impose
a timing constraint for an asynchronous mode of opera-
tion, which requires the weighted summation operation
(Eq. 2) to operate much faster than the p-bit operation
(Eq. 1) for proper convergence10,55. A full on-chip im-
plementation of a reconfigurable p-bit could function as a
low-power, efficient hardware accelerator for applications
in Machine Learning and Quantum Computing, but in
the near term a heterogenous multi-chip synapse / p-bit
combination could also prove to be useful.
Now that we have discussed some possible approaches
to implementing Eqs. 1 and 2 in hardware, let us present
a few illustrative p-bit networks that can implement use-
ful functions and can be built using existing technol-
ogy. Unless otherwise stated, these results are obtained
from full SPICE simulations56 that solve the stochastic
Landau-Lifshitz-Gilbert equation coupled with the PTM-
based transistor models in SPICE43 to model the embed-
ded MTJ based 3-terminal p-bit described in Fig. 3.
A. Applications: Machine learning inspired
Bayesian inference: A natural application of stochas-
tic circuits is in the simulation of networks whose nodes
are stochastic in nature (See for example16,57–59). An
archetypal example is a genetic network, a small version
of which is shown in Fig. 5. A well-known concept is
that of genetic correlation or relatedness between differ-
ent members of a family tree. For example, assuming
6that each of the children C1 and C2 get half their genes
from their parents F1 and M1 we can write their correla-
tion as:
〈C1 × C2〉 = 〈(0.5F1 + 0.5M1)× (0.5F1 + 0.5M1)〉
=
1
4
(〈F1 × F1〉+ 〈F1 ×M1〉+ 〈M1 × F1〉+ 〈M1 ×M1〉
=
1
4
(1 + 0 + 0 + 1) = 0.5 (5)
assuming F1 and M1 are uncorrelated. Hence the well-
known result that siblings have 50% relatedness. Simi-
larly one can work out the relatedness of more distant
relationships like that of an aunt M1 and her nephew C3
which turns out to be 25%.
The point is that we could construct a p-circuit with
each of the nodes represented by a hardware p-bit inter-
connected to reflect the genetic influences. The correla-
tion between two nodes, say C1 and C2, is given by
〈C1 × C2〉 =
∫ T
0
dt
T
C1(t)C2(t) (6)
If C1(t) and C2(t) are binary variables with allowed val-
ues of 1 and 0, then they can be multiplied in hardware
with an AND gate. If the allowed values are bipolar,
−1 and +1, then the multiplication can be implemented
with an XNOR gate. In either case the average over
time can be performed with a long time constant RC-
circuit. A few typical results from SPICE simulations
are shown in Fig. 5. The numerical results in Fig. 5 are
in good agreement with Bayes theorem even though the
circuit operates asynchronously without any sequencers.
This is interesting since software simulations of Eqs. 1
and 2 with directed weights usually require the nodes to
be updated from parent to child. Whether this behavior
generalizes to larger directed networks is left for future
work.
We use this genetic circuit as a simple illustration of
the concept of nodal correlations which appear in many
other contexts in everyday life. Medical diagnosis60, for
example, involve symptoms such as, say high tempera-
ture, which can have multiple origins or parents and one
can construct Bayesian networks to determine different
causal relationships of interest.
Accelerating learning algorithms: Networks of p-
bits could be useful in implementing inference networks,
where the network weights are trained offline by a learn-
ing algorithm in software and the hardware is used to
repeatedly perform inference tasks efficiently61,62.
Another common example where correlations play an
important role is in the learning algorithms used to train
modern neural networks like the restricted Boltzmann
machine (Fig. 6)63 having a visible layer and a hid-
den layer, with connecting weights Wij linking nodes
of one layer to those in the other, but not within a
layer. A widely used algorithm based on “contrastive
FIG. 5. Genetic circuit: C1 and C2 are siblings with par-
ents F1, M1, while C3 and C4 are siblings with parents F2,
M2. Two of the parents M1 and F2 are siblings with parents
GF1, GM1. Genetic correlations between different members
can be evaluated from the correlations of the nodal voltages
in a p-circuit. An XNOR gate finds their product while a long
time constant RC circuit provides the time average.
divergence”64 adjusts each weight Wij according to
∆Wij ∼ 〈vihj〉t=0 − 〈vihj〉t→∞
which requires the repeated evaluation of the correlations
〈vihj〉. Computing such correlations exactly becomes in-
tractable due to their exponential complexity in the num-
ber of neurons, therefore contrastive divergence is often
limited by a fixed number of steps (CDn) to limit the
number of repeated evaluation of these correlations. This
process could be accelerated through an efficient physical
representation of the neuron and the synapse65,66.
B. Applications: Quantum inspired
The functionality of neural networks is determined by
the weight matrix Wij which determines the connectiv-
ity among the neurons. They can be classified broadly by
the relation between Wij and Wji. In traditional feed-
forward networks, information flow is directed with neu-
ron ‘i’ influencing neuron ‘j’ through a non-zero weight
Wij but with no feedback from neuron ‘j’ , such that
Wji = 0. At the other end of the spectrum, is a net-
work with all connections being reciprocal Wij = Wji.
In between these two extremes are the class of networks
for which the weights between two nodes are asymmetric,
but non-zero.
The class of networks with symmetric connections is
particularly interesting since they have a close parallel
with classical statistical physics where the natural con-
nections between interacting particles is symmetric and
the equilibrium probabilities are given by the celebrated
Boltzmann law expressing the probability of a particular
configuration α in terms of an energy Eα associated with
7v1 ....          vn
h1            ....           hm
FIG. 6. Restricted Boltzmann Machine (RBM): RBMs
are a special class of stochastic neural networks that restrict
connections within a hidden and a visible layer. Standard
learning algorithms require repeated evaluations of correla-
tions of the form 〈vihj〉.
that configuration.
Pα =
1
Z
exp
(− Eα) (7)
Eα = −{m}Tα [W ] {m}α (8)
where T denotes transpose and the constant Z is chosen
to ensure that all P ′αs add up to one. This energy princi-
ple is only available for reciprocal networks67, and can be
very useful in determining the appropriate weights Wij
for a particular problem.
This class of networks connects naturally to the world
of quantum computing which is governed by Hermitian
Hamiltonians, and is also the subject of the emerging
field of Ising computing10,16,68–72.
Invertible Boolean logic: Suppose, for example, we
wish to design a Boolean gate which will provide three
outputs reflecting the AND, OR and XNOR functions
of the two inputs A and B. The truth table is shown
in Fig. 7. Note that although we are using the binary
notation 1 and 0, they actually stand for p-bit values of
+1 and −1 respectively.
Since there are five p-bits, two representing the in-
puts and three representing the outputs, the system has
25 = 32 possible states, which can be indexed by their
corresponding decimal values. Each of these configura-
tions has an associated energy, En, n = 0, 1, . . . , 31. What
we need is a weight matrix Wij such that the desired con-
figurations 4, 9, 17 and 31 (in decimal notation) specified
by the truth table have a low energy Eα (Eq. (8)) com-
pared to the rest, so that they are occupied with higher
probability. This can be done either by using the prin-
ciples of linear algebra12 or by using machine learning
algorithms73 to obtain the weight matrix shown in Fig. 7.
Note that an additional p-bit labeled “h” has been intro-
duced which is clamped to a value of +1 by applying a
large bias.
On the right of Fig. 7, a histogram is showing the fre-
quency of all the possible (32) configurations obtained
from a simulation of Eq. (1) and Eq. (2) using this weight
matrix. Similar results are obtained from a SPICE sim-
ulation of a p-circuit of weighted p-bits. Note the peaks
at the desired truth table values, with smaller peaks at
some of the undesired values. The peaks closely follow
FIG. 7. Invertible Boolean logic: A multi-function
Boolean gate with 6 p-bits is shown. Inputs A and B pro-
duce the output for a 2-input XNOR, AND and OR gate,
respectively. The handle bit, “h” is used to remove the com-
plementary low-energy states that do not belong to the truth
table shown. In the unclamped mode, the system shows the
states corresponding to the the lines of the truth table with
high probability. A and B can be clamped to produce the
correct output for the XNOR, AND and OR in the direct
mode. In the inverse mode, any one of the outputs (XNOR
is shown as an example) can be clamped to a given value,
and the inputs fluctuate among possible input combinations
corresponding to this output.
the Boltzmann law, such that
Pdesired
Pundesired
= exp
(
Eundesired − Edesired
)
Undesired peaks can be suppressed if we make the W-
matrix larger, say by an overall multiplicative factor of
2. If all energies are increased by a factor of 2, the ratio
of probabilities would be squared: a ratio of 10 would
become a ratio of 100.
It is also possible to operate the gate in a traditional
feed-forward manner where inputs are specified and an
output is obtained. This mode is shown in the middle
panel on the right where the inputs A and B are clamped
to 1 and 0 respectively. Only one of the four truth table
peaks can be seen, namely the line corresponding to A=1,
B=0, which is labeled 17.
What is more interesting is that the gates can be run
in inverse mode as shown in the lower right panel. The
XNOR output is clamped to 0 corresponding to specific
lines of the truth table corresponding to 9 and 17. The
inputs now fluctuate between the two possibilities, indi-
cating that we can use these gates to provide us with
all possible inputs consistent with a specified output, a
mode of operation not possible with standard Boolean
gates.
8FIG. 8. Combinatorial Optimization: A 5-city Traveling
Salesman Problem (TSP) implemented using a network of 16
p-bits (fixing city 0), each having two indices, the first denot-
ing the order in which a city is visited and the second denoting
the city. The interaction parameter I0 scales all weights and
acts as an inverse temperature and is slowly increased via a
simple annealing schedule I0(t + teq) = (1/0.99)I0(t) to guide
the system into the lowest energy state, providing the shortest
traveling distance (Map imagery data: Google, TerraMetrics).
This invertible mode is particularly interesting because
there are many cases where the direct problem is rela-
tively easy compared to the inverse problem. For exam-
ple, we can find a suitable weight matrix to implement
an adder that provides the sum S of numbers A, B and
C. But the same network also solves the inverse problem
where a sum S is provided and it finds combinations of
k numbers that add up to S32,52. This inverse k-sum or
subset sum problem is known to be NP-complete74 and
is clearly much more difficult than direct addition. Sim-
ilarly we can design a weight matrix such that the net-
work multiplies any two numbers. In inverse mode the
same network can factorize a given number, which is a
hard problem75. This ability to factorize has been shown
with relatively small numbers12,32. How well p-circuits
will scale to larger factorization problems remains to be
explored.
It is worth mentioning that this method of solving
integer factorization and the subset sum problem is
similar to the deterministic “memcomputing” framework
where a “self-organizing logic circuit” is set up to solve
the direct problem and operated in reverse to solve the
inverse problem (See for example, Ref.76,77).
Optimization by classical annealing: It has been
shown that many optimization problems can be mapped
onto a network of classical spins with an appropriate
weight matrix, such that the optimal solution corre-
sponds to the configuration with the lowest energy78. In-
deed, even the problem of integer factorization discussed
above in terms of inverse multiplication can alternatively
be addressed in this framework by casting it as an opti-
mization problem79–81.
A well-known example of an optimization problem is
the classic N-city traveling salesman problem (TSP). It
involves finding the shortest route by which a salesman
can visit all cities once starting from a particular one.
This problem has been mapped to a network of (N − 1)2
spins where each spin has two indices, the first denot-
ing the order in which a city is visited and the second
denoting the city.
Fig. 8 shows a 5-city TSP mapped to a 16 p-bit net-
work and translated into a p-circuit that is simulated us-
ing SPICE. The overall W-matrix is slowly increased and
with increasing interaction the network gradually settles
from a random state into a low energy state. This pro-
cess is often called simulated annealing82 based on the
similarity with the freezing of a liquid into a solid with
a lowering of temperature in the physical world, which
reduces the random thermal energy relative to a fixed
interaction.
Note that at high values of interaction the p-bits
settle to the correct solution with four p-bits highlighted
corresponding to (1,1), (2,3), (3,2) and (4,4), showing
that the cities should be visited in the order 1-3-2-4.
Unfortunately things may not work quite so smoothly as
we scale up to problems with larger numbers of p-bits.
The system tends to get stuck in metastable states just
as in the physical world solids develop defects that keep
them from reaching the lowest energy state.
Optimization by quantum annealing: An approach
that has been explored is the process of quantum an-
nealing using a network of quantum spins implemented
with superconducting q-bits83,84. However, it is known
that for certain classes of quantum problems classified by
“stoquastic” Hamiltonians85, a network of q-bits can be
approximated with a larger network of p-bits operating
in hardware (Fig. 9)86. We have made use of this equiva-
lence to design p-circuits whose SPICE simulations show
correlations and averages comparable to those obtained
with quantum annealers86.
IV. CONCLUSIONS
In summary, we have introduced the concept of a prob-
abilistic or p-bit, intermediate between the standard bits
of digital electronics and the emerging q-bits of quantum
computing. Low barrier magnets or LBM’s provide a nat-
ural physical representation for p-bits and can be built
either from perpendicular magnets (PMA) designed to be
close to the in-plane transition or from circular in-plane
magnets (IMA). Magnetic tunnel junctions (MTJ) built
using LBM’s as free layers can be combined with stan-
dard NMOS transistors to provide three-terminal build-
ing blocks for large scale probabilistic circuits that can
be designed to perform useful functions. Interestingly,
this three-terminal unit looks just like the 1T/MTJ de-
9FIG. 9. Mapping a q-bit network into a p-bit network:
A special class of quantum many body Hamiltonians that are
“stoquastic” can be solved by mapping them to a classical
network of p-bits that consist of a finite number of replicas of
the original system that are interacting in the “vertical” di-
rection. This approach implemented in software is also known
as the Path Integral Monte Carlo method. A hardware im-
plementation would constitute a p-computer that is capable
of performing quantum annealing86.
vice used in embedded MRAM technology, with only one
difference: the use of an LBM for the MTJ free layer.
We hope that this concept will help open up new ap-
plication spaces for this emerging technology. However,
a p-bit need not involve an MTJ, any fluctuating resis-
tor could be combined with a transistor to implement it.
It may be interesting to look for resistors that can fluc-
tuate faster based on entities like natural and synthetic
antiferromagnets87,88, for example.
The p-bit also provides a conceptual bridge between
two active but disjoint fields of research, namely stochas-
tic machine learning and quantum computing. This view-
point suggests two broad classes of applications for p-bit
networks. First, there are the applications that are based
on the similarity of a p-bit to the binary stochastic neu-
ron (BSN), a well-known concept in machine learning.
Three-terminal p-bits could provide an efficient hardware
accelerator for the BSN. Second, there are the applica-
tions that are based on the p-bit being like a poor man’s
q-bit. We are encouraged by the initial demonstrations
based on full SPICE simulations that several optimiza-
tion problems including quantum annealing are amenable
to p-bit implementations which can be scaled up at room
temperature using existing technology.
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